



# MOSFET devices: physics and technology

Enrico Sangiorgi  
DEI-University of Bologna and IUNET

ESONN 2016

# OUTLINE OF THE COURSE

## CLASS 1: Device Modeling

- Introduction to Nanoelectronics
- Modeling electron devices:
  - Electrostatic and electrodynamics in mesoscopic devices
  - The semi-classical approach to model charge transport

# OUTLINE OF THE COURSE

## CLASS 2: the MOSFET

- MOSFET : basic theory
  - Threshold voltage
  - MOSFET current-voltage characteristics.
  - Short Channel Effects
- MOSFET scaling and scaling strategies
  - Scaled MOSFETS
  - Limits of scaling

# OUTLINE OF THE COURSE

## CLASS 3: from nano to Tera

- MOSFET Scaling:
  - Recent Scaling Scenario
  - Multigate MOSFET architectures



# Suggested Readings

Y. Taur T. H. Ning, Fundamentals of Modern VLSI Devices,  
Cambridge University Press, ISBN 0 521 559596

Mark Lundstrom, Fundamentals of Carrier Transport, 2nd  
Edition, Cambridge University Press

R.S. Muller T.I. Kamins, Device Electronics for Integrated  
circuits, Wiley

Robert F. Pierret, Semiconductor device Fundamentals,  
Addison-Wesley, ISBN 0201 54393 1

# Introduction to Nanoelectronics: The Good, the Bad and the Ugly

***\*The Good, the Bad and the Ugly (Italian: Il Buono, il Brutto, il Cattivo) is a 1966 Italian epic spaghetti western film directed by Sergio Leone, starring Clint Eastwood***


# The **Good** of Nanoelectronics: Business and Science.

September 7, 2016

Enrico Sangiorgi



## The pyramid of wealth



**Semiconductors provide the knowledge & technologies that generate some 10% of global GDP**

2010 World GDP = \$73300B



2010 EU GDP = \$15040B (ppp based)

ppp = purchase power parity

- Electronics is the  
Most relevant invention of the 20<sup>th</sup> century
- Electronic Circuits in 100 years  
from Vacuum tube to ULSI




September 7, 2016



nrco Sangiorgi

# History of Electronic Devices






# J. E. LILIENFELD

## DEVICES FOR CONTROLLED ELECTRIC CURRENT

Filed March 28, 1928




J.E.LILIENFELD



**1947: 1<sup>st</sup> transistor**

John Bardeen, Walter Brattain,  
William Shockley


**Bipolar using Ge**






**1960:** First MOSFET by D. Kahng and M. Atalla

**Top View**




**Cross-section**



**Exceptionally  
good interface!**

# Technology for electronic systems: from milli- to micro- to nano-

## Moore's Law



## Cramming more components onto integrated circuits


With unit cost falling as the number of components per circuit rises, by 1975 economics may dictate squeezing as many as 65,000 components on a single silicon chip

By Gordon E. Moore

Director, Research and Development Laboratories, Fairchild Semiconductor division of Fairchild Camera and Instrument Corp.

Electronics, Volume 38, Number 8, April 19, 1965

# Moore's Law



After G. Moore, 1975 IEDM

September 7, 2016

Enrico Sangiorgi

# Why we scale

## Moore's law


*"The complexity for minimum component costs has increased at a rate of roughly a factor of two per year"*

G. Moore, *Electronics* '65

- **functionality at minimum \$**
- **not a direct scaling prediction**

Translation into device Scaling:

- more transistors per area
- more functionality and lower cost per function
- Enables new products



Source:  
WSTS/Dataquest/Intel

# Nanotechnology and Nanoelectronics


September 7, 2016

Enrico Sangiorgi





# Sub 100nm CMOS is Nanotechnology





- ✓ Based on dimensions
- ✓ Based on fabrication method
- ✓ Based on principles of operation


**And nanoelectronics will be the largest nanotechnology Market for at least the next 10 years**

# Nanometer electronic devices in Si

**6nm gate  
length  
pMOSFET  
(IBM)**




**16nm gate  
length  
nMOSFET  
(MINATEC)**



Enrico Sangiorgi


September 7, 2016

# But Nanoelectronics >> Nanoscale Devices






# Integration and Moore's Law




# Successive ITRS Roadmap Predictions



# The **Bad** : complexity, roadblocks and physical limits


# Complexity and acceleration



Boron  
Phosphorous  
Aluminum  
SiO<sub>2</sub>  
Silicon  
**1970**

Silicon-Germanium  
Metal gates  
High-k dielectrics  
Low-k dielectrics  
Copper interconnects  
Tungsten plugs  
Cobalt silicide  
Titanium silicide  
Nichel silicide  
BPSG  
Polysilicon  
Silicon nitride  
Oxinitrides  
Indium  
Arsenic  
Boron  
Phosphorous  
Aluminum  
SiO<sub>2</sub>  
Silicon  
**2000**

# Si Technology: Complexity Increasing Exponentially




Source: Intel – ISTAC Meeting 2-2004

September 7, 2016

Enrico Sangiorgi



# Roadblock: Power Density



# The Blind Race for GHz is Over



## Intel Tejas Samples Dissipate 150W of Heat at 2.80GHz

10 Working CPUs Available Now...

by [Anton Shilov](#)

01/11/2004 | 12:00 PM

## Heat forces Intel to cancel desktop chips, says report

By Peter Clarke Silicon Strategies

05/07/2004, 8:11 AM ET

LONDON -- Intel Corp. plans to announce Friday (May 7) that it has cancelled its next chips for desktop and server computers, codenamed Tejas and Jayhawk, according to a *Reuters* report that cited an unnamed source.

The move represents a significant shift in Intel's development plans and a desire to build chips that are computationally powerful without generating excessive amounts of heat, the report said.

The chips to be cancelled include a version of Intel's fourth-generation Pentium 4 chip, code-named Tejas, which was expected to come to market in 2005, and a Xeon processor for low-end computer servers, code-named Jayhawk, the report said referencing its un-named source.

Intel is expected to explain on Friday that it plans to use processors designed for mobile computers for future desktop and server applications, the report said.

# Physical limits and switch performance

- **Control electrostatics**
- **Control power dissipation**
- **Control (Improve) conductivity**
- **Minimize parasitics**




# Predictions of Scaling limits since IC started

Period	Expected limit	Cause
Late 1970's	1 $\mu$ m:	SCE
Early 1980's	0.5 $\mu$ m:	S/D resistance
Early 1980's	0.25 $\mu$ m:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1 $\mu$ m:	Several
Today	50nm:	Several
Today	<10nm:	Fundamental?


Fundamental: electron wave length (10nm), tunneling distance(3nm), atom distance (0.3nm)

# The Ugly : costs

# Wafer Dimensions



# Amount of capital investment on Each of DRAM generation



Reference Semiconductor Industry  
Research Institute Japan

	2012	2013	2014	2015	2016	2017
Semiconductor Capital Spending (\$M)	58,742.8	56,704.5	64,745.6	71,305.9	68,790.4	72,399.6
Growth	-11.9%	-3.5%	14.2%	10.1%	-3.5%	5.2%
Capital Equipment (\$M)	37,833.2	35,761.6	42,591.0	47,488.8	44,712.0	48,580.9
Growth	-16.1%	-5.5%	19.1%	11.5%	-5.8%	8.7%
Wafer-Level Manufacturing Equipment (\$M)	31,445.8	29,900.7	35,293.4	40,400.0	38,867.7	42,179.1
Growth	-17.8%	-4.9%	18.0%	14.5%	-3.8%	8.5%
Wafer Fab Equipment (\$M)	29,644.2	27,957.3	32,831.5	37,750.5	36,344.4	39,215.4
Growth	-18.5%	-5.7%	17.4%	15.0%	-3.7%	7.9%
Wafer-Level Packaging and Assembly Equipment (\$M)	1,801.6	1,943.4	2,461.9	2,649.5	2,523.3	2,963.7
Growth	-3.1%	7.9%	26.7%	7.6%	-4.8%	17.5%
Die-Level Packaging and Assembly Equipment (\$M)	3,867.3	3,503.7	4,258.9	3,922.5	3,232.1	3,548.2
Growth	-10.5%	-9.4%	21.6%	-7.9%	-17.6%	9.8%
Automated Test Equipment (\$M)	2,520.0	2,357.2	3,038.7	3,166.3	2,612.2	2,853.5
Growth	0.4%	-6.5%	28.9%	4.2%	-17.5%	9.2%
Other Spending (\$M)	20,909.6	20,943.0	22,143.3	23,815.1	24,401.2	24,067.9
Growth	-3.1%	0.2%	5.7%	7.6%	2.5%	-1.4%

Source: Gartner (June 2013)

# OUTLINE OF THE COURSE

## CLASS 1: Device Simulation

- **Electrostatic and electrodynamics in mesoscopic devices: Schroedinger and Boltzmann equations**
- **The semi-classical approach to model charge transport**
- The method of moments
- The Monte Carlo method



# Device simulation and Quantum Mechanics: setting the stage

- At microscopic level (dimensions comparable with atom size) electrons are described by wave functions whose frequency and wave length are related to the particle energy and momentum
- Momentum and position of a particle are known within a given uncertainty (uncertainty principle)

- Electrons are Fermions and thus obey the Pauli exclusion principle: only one electron can be found in a given state (allowed state)
- Energy and momentum of allowed states are solution of the Schrödinger equation



# The Schrödinger equation

- The Schrödinger equation in the effective mass approximation and for spherical, parabolic bands

$$j\hbar \frac{\partial \Psi}{\partial t} = -\frac{\hbar^2}{2m^*} \nabla^2 \Psi(\vec{r}, t) + [E_{C0}(\vec{r}, t) + U(\vec{r}, t) + U_S(\vec{r})] \Psi(\vec{r}, t)$$

- **$E_{C0}$** : conduction band;  **$U$** : potential due to external fields and charge distribution,  **$\Psi$** : envelope wave function;  **$U_S$** : the scattering potential associated to local perturbations due to impurities, lattice vibrations, other particles


- Electrons in semiconductors are well described by a superimposition of different wave functions, each with defined energy and momentum, and with different weight (wave packet).
- The wave packet energy and momentum are also solution of the Schrödinger equation

- The wave packet is reasonably described by a single value of the crystal momentum  $\mathbf{P}=\hbar\mathbf{K}$  and position  $\mathbf{r}$  corresponding to the centroid of the packet.
- The propagation velocity of the wave packet (group velocity) is given by:

$$\vec{v}_g = \frac{d\vec{r}_{wp}}{dt} = \frac{1}{\hbar} \nabla_{\vec{k}} E(\vec{k})_{\vec{k}=\vec{k}_{wp}}$$

- $E(\mathbf{K})$  is called energy-momentum dispersion relation and provides the allowed energy values for each value of the crystal momentum  $\mathbf{K}$ , once the Schrödinger equation is applied to the periodic crystal potential.  $E(\mathbf{K})$  depends on the material and it is periodic with period  $2\pi/L$  (reciprocal reticule) where  $L$  is the periodic distance of the crystal in  $\mathbf{r}$  (crystal reticule).

# View of the Si bands





- The effects of the periodic crystal potential are included by adopting the  $E(\mathbf{k})$  dispersion relation.
- Therefore the motion of the particle is described by a single wave packet, with given  $\mathbf{k}$  and  $\mathbf{r}$ , subject to the external forces and to the interaction with the crystal lattice (scattering events).



# The semi-classical approach to charge transport

The theoretical frame described above is called “semiclassical approach” to device modeling: each carrier behaves like a classical, electrically charged particle, reacting to the field in accordance to Newton’s law, and interacting with lattice vibrations (phonons), defects, or impurities. Quantum mechanics is used only to describe collisions.


# The Boltzmann Transport Equation

Carriers are statistically described through a distribution function that gives the probability of occupation of a state with wave-vector  $k$  and position  $r$  at time  $t$ . The distribution function is the solution of the Boltzmann Transport Equation (BTE) that describes the classical motion of carriers under the action of the electric field  $F$  and perturbation:

$$\frac{\partial \mathcal{F}}{\partial t} = -\nabla_r \cdot \left( \frac{d\vec{r}}{dt} \mathcal{F} \right) - \nabla_p \cdot \left( \frac{d\vec{p}}{dt} \mathcal{F} \right) + \left( \frac{\partial \mathcal{F}}{\partial t} \right)_c$$

Where  $p = \hbar k$  represents the carrier momentum and  $F(p, r, t)$  is the distribution function. The BTE expresses the conservation of particles in position and momentum space as described next.

# Boltzmann Transport Equation



$$\frac{\partial \mathcal{F}}{\partial t} = -\nabla_r \cdot \left( \frac{d\vec{r}}{dt} \mathcal{F} \right) - \nabla_p \cdot \left( \frac{d\vec{p}}{dt} \mathcal{F} \right) + \left( \frac{\partial \mathcal{F}}{\partial t} \right)_C$$

# Solution of the BTE

- The solution of the BTE for realistic devices is a very difficult task
- Difficult arises from:
  - Non homogeneous device structure (doping and topology)
  - Models for collision mechanisms
  - Complexity of the band structure
- Most common solutions: statistical methods (Monte Carlo) or drastic approximations (methods of moments)

# Approximations behind the BTE

- Statistical Description using Single Particle Probabilities ( Number of Electrons in the active device? )
- Classical Treatment of Motion + QM Scatterings
- Scatterings occur instantly in time and localized in space (interaction with macroscopic fields are neglected during the scattering)
- Fermi Golden Rule for Scattering Rates

# OUTLINE OF THE COURSE

## CLASS 1

- Electrostatic and electrodynamics in mesoscopic devices: Schroedinger and Boltzmann equations
- The semi-classical approach to model charge transport
- **The method of moments**
- The Monte Carlo method



## Moments of the BTE

- Approximation method based on the moments of BTE:
  - \* Reduction of the number of dimensions obtained substituting the BTE (in  $\mathcal{F}$ ) with a number of equations based on the moments of  $\mathcal{F}$  on  $\vec{p}$ .
  - \* Approximation of the collision term (Relaxation Time Approximation) into a single parameter  $\tau$ .

- The first three moments of  $\mathcal{F}$  with respect to  $\vec{p}$ :

$$n(\vec{r}, t) = \int_{\vec{p}} \mathcal{F}(\vec{r}, \vec{p}, t) d\vec{p}$$

$$\vec{P} = \int_{\vec{p}} \vec{p} \mathcal{F}(\vec{r}, \vec{p}, t) d\vec{p}$$

$$W = \int_{\vec{p}} \frac{p^2}{2m} \mathcal{F}(\vec{r}, \vec{p}, t) d\vec{p}$$

bear the following physical meaning:  $n$  represents the electron concentration,  $\vec{P}/n$  the average electron momentum,  $W/n$  the average electron energy in the parabolic approximation  $p^2/2m = E$ .

- The new equations are obtained from BTE by multiplying it by the corresponding power of  $\vec{p}$  and then integrating in  $\vec{p}$ .
- Several physical/empirical approximations are needed in order to obtain a practical system of equations

## Drift-diffusion model

- Variables:  $n, p, \phi, \vec{J}_n, \vec{J}_p$
- Continuity equations:

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \cdot \vec{J}_n - U$$

$$\frac{\partial p}{\partial t} = -\frac{1}{q} \nabla \cdot \vec{J}_p - U$$

- Current density equations:

$$\vec{J}_n = -q\mu_n n \nabla \phi + qD_n \nabla n$$

$$\vec{J}_p = -q\mu_p p \nabla \phi - qD_p \nabla p$$

- Poisson's equation:

$$\nabla \cdot (\epsilon \nabla \phi) = -\rho = -q(p - n + N_D^+ - N_A^-)$$

- Parameters: mobility, diffusion coefficient, recombination function ( $U = R - G$ )

# Mobility: the key parameter of the drift-diffusion model

## Drift current and mobility (I)

- In the presence of a homogeneous electric field, electrons and holes are subjected to a coulomb force that tends to direct their velocity along the electric field direction.

$$\vec{J}_{p,drift} = qP\vec{v}_{p,drift}$$

$$\vec{J}_{n,drift} = -qn\vec{v}_{n,drift}$$

- $\vec{J}$ : current density vector;  $\vec{v}_{drift}$ : drift velocity vector;



## Drift current and mobility (II)

- by assuming that the average electron at each scattering event loses all the kinetic energy acquired by the field in the time interval between scattering ( $\tau_{sc}$ ):

$$-q\vec{F}\tau_{sc} = m^* \vec{v}_{drift}$$

$$\mu_n = |v_{drift}|/|F| = \frac{q\tau_{sc}}{m^*}$$

- for low electric field values, the drift velocity is proportional to the electric field, and the proportionality constant is called mobility
- $\vec{v}_{p,drift} = \mu_p \vec{F}$ ,  $\vec{v}_{n,drift} = -\mu_n \vec{F}$

$$\vec{J}_{p,drift} = qp\mu_p \vec{F}$$


$$\vec{J}_{n,drift} = qn\mu_n \vec{F}$$

## Mobility

- Main dependencies : material, carrier type, dopant concentration, temperature, field.
- Limited by scattering: lattice phonons ( $\mu$  decreases when temperature increases); scattering with phonons causes exchange of energy with the lattice.
- Impurities (neutral or ionized) perturb the electrostatic potential of the lattice; small change in  $E$ , large change in  $\vec{p}$ .
- A relaxation time  $\tau_{sc}$  and thus a value of the mobility is associated to each scattering mechanism.
- Concurring scattering events give rise to the mobility composition rule (Mathiessen rule):


$$\frac{1}{\mu} = \sum_i \frac{1}{\mu_i}$$

# Drift velocity vs. field






# Mobility vs. doping




# Mobility vs. Temperature





# Resistivity vs. doping





# OUTLINE OF THE COURSE

## CLASS 1

- Electrostatic and electrodynamics in mesoscopic devices: Schroedinger and Boltzmann equations
- The semi-classical approach to model charge transport
- The method of moments
- **The Monte Carlo method**

# Direct solution of the BTE:

## The Monte Carlo method (I)

- The Monte Carlo method is a direct method to solve the Boltzmann transport equation
- The dynamics of each particle is described by the following equation:

$$\frac{d\vec{p}}{dt} = \pm q\vec{F} + R(\vec{r}, \vec{p}, t)$$

- Where  $R(\vec{r}, \vec{p}, t)$  represents the effect *collisions* which modify the carrier dynamics and are due to impurities, lattice vibrations (phonons), etc.

# Basic structure of the MC transport

- Motion of sample particles:

- Free-flights


$$\hbar \frac{d\vec{K}}{dt} = e\vec{F}$$

$$\frac{d\vec{r}}{dt} = \nabla_{\vec{K}} E(\vec{K}) / \hbar$$


- Scattering events

- Determine the free-flight duration
    - “Randomize”  $K$

- Gathering of the statistics



# Structure of a Monte Carlo simulator




# Band Structure: analytical bands

- Spherical band (parabolic) 
$$E = \frac{\hbar^2 (K_x^2 + K_y^2 + K_z^2)}{2m^*}$$
- Spherical band (non parabolic) 
$$E(1 + \alpha E) = \frac{\hbar^2 (K_x^2 + K_y^2 + K_z^2)}{2m^*}$$
- Ellipsoidal band (parabolic/non-parabolic) 
$$E = \frac{\hbar^2 K_x^2}{2m_x} + \frac{\hbar^2 K_y^2}{2m_y} + \frac{\hbar^2 K_z^2}{2m_z}$$
- Warped band (holes) 
$$E = -\frac{\hbar^2}{2m_0} \left( A|\vec{K}|^2 \pm \sqrt{B^2|\vec{K}|^4 + C^2(K_x^2 K_y^2 + K_y^2 K_z^2 + K_x^2 K_z^2)} \right)$$
- Composition of analytical bands to reproduce high energy band structure:  
[A Abramo, et al., IEEE Trans. on CAD of Integrated Circuits and Systems, Vol 12 pp. 1327-1336 (1993) ]

# Full-Band Monte Carlo (1)

The dispersion relationship is parabolic only close to band minima



- Full-Band MC are based on the full dispersion relationship (from Non-Local-Pseudopotential method, etc.)
- Needed for high field transport (simulation of hot carriers)
- Integration of the equation of motion is more complicated



# BTE for the 2D Electron Gas


- A 3D Gas (Bulk Silicon) has a Single  $f(K,R)$
- A 2D Gas (MOSFET) has  $f_i(k)$  at each  $(x)$ :  
Occupation probability of State  $(k)$  in Sub-band  $(i)$  at a section  $(x)$  along the channel
- Once the  $f_i(k)$  are known we can Calculate the Electron Density, Velocity hence the Current Density of each band
- Monte Carlo implementation are heavy but feasible (Multi Subbands MC)

# ADDITIONAL MATERIAL

# Multi Subband Monte Carlo

[L.Lucci et al, Solid State Elect, Vol.49, p.1529, 2005]

- Capture the 2D nature of the electron gas in the channel
- Solve 1D Schrödinger equation in each section of the device
- Solve the Boltzman Transport equation in each sub-band
- $\text{Dim}(K)=2$ . The new dimension is the subband index
- $\text{Dim}(R)=1$  (but 2D Poisson)



- Thus the motion of the electron between two successive collisions is described by Newton law:

$$\hbar \dot{\vec{k}} = -q\vec{F}$$

By exploiting the relation between the group velocity and the relation dispersion, one can easily derive:


$$\hbar \dot{\vec{k}} = m^* \frac{\partial \vec{v}_G}{\partial t} = -q\vec{F}$$

where  $m^*$  is a tensor call effective mass and is proportional to the inverse of second derivative of the dispersion relation

# OUTLINE OF CLASS 2

- **MOSFET : basic theory.**
- **Threshold voltage**
- **MOSFET current-voltage characteristics.**
- **Short Channel Effects**
- MOSFET scaling and scaling strategies
- Scaled MOSFETS
- Limits of Scaling


# nMOSFET Schematic



□ Four structural masks: Field, Gate, Contact, Metal.




# nMOSFET Schematic




- Source terminal: Ground potential.
- Gate voltage:  $V_g$
- Drain voltage:  $V_{ds}$
- Substrate bias voltage:  $-V_{bs}$

- $\psi(x,y)$ : Band bending at any point  $(x,y)$ .
- $V(y)$ : Quasi-Fermi potential along the channel.
- $V(y=0) = 0$ ,  $V(y=L) = V_{ds}$ .

# MOS Energy Band Diagram (I)



# Band Diagram (II)





# Surface potential and carrier concentration

- If the potential reference in the substrate is chosen to be zero, then electron concentration and potential at the surface and in the substrate can be defined assuming the equilibrium relationships:

$$n_s \ ; \ \phi_s \ ; \quad n_b = n_i^2 / N_A \ : \ \phi_b = 0$$

$$n_s = \frac{n_i^2}{N_A} \exp\left(\frac{\phi_s}{V_{th}}\right) \quad p_s = N_A \exp\left(\frac{-\phi_s}{V_{th}}\right)$$

# Surface potential and carrier concentration



## Depletion and Inversion charges

- For  $0 < \phi_s < 2\phi_F$  we can neglect the free carrier charge.
- The bulk charge ( $Q_s$ ) is solely due to the ionized impurities.

$$\frac{d^2\phi}{dy^2} = -\frac{\rho}{\epsilon_{si}} = \frac{qN_A}{\epsilon_{si}} \Rightarrow y_d = \sqrt{\frac{2\epsilon}{qN_A}}\phi_s$$

$$Q_s \simeq Q_B(\phi_s) \simeq -qN_A y_d(\phi_s)$$


- For  $\phi_s > 2\phi_F$  the inversion charge tends to dominate:

$$Q_n = -\int_0^\infty qn(\phi(y))dy$$



# Threshold Voltage


- Defined as the gate voltage that yields  $n_s = N_A$
- Find  $\phi_s^T$  such that  $n_s = N_A$ :



$$n_s = N_D \exp \left( \frac{\phi_s - (V_{SB} - \psi_0)}{V_{th}} \right)$$


$$\phi_s^T = V_{SB} + V_{th} \ln \frac{N_D N_A}{n_i^2} + V_{th} \ln \frac{N_A}{N_D} = V_{SB} + 2\phi_F$$

- Find  $V_G$  such that  $\phi_s = \phi_s^T$ :



$$V_{ox} = E_{ox} t_{ox} = \frac{\epsilon_{si}}{\epsilon_{ox}} t_{ox} \left( -\frac{Q_n + Q_B}{\epsilon_{si}} \right) = -\frac{Q_n + Q_B}{\epsilon_{ox}}$$

# Threshold Voltage



- In general we have:

$$V_{GB} = V_{FB} + \phi_s - \frac{Q_B(\phi_s)}{C_{ox}} - \frac{Q_n(\phi_s)}{C_{ox}}$$

- Below threshold we have  $Q_n \simeq 0$ . Hence:

$$V_{GB}^T = V_{FB} + \phi_s^T - \frac{Q_B(\phi_s^T)}{C_{ox}} = V_{FB} + \phi_s^T + \frac{qN_A}{C_{ox}} y_d(\phi_s^T)$$


- Using the previous expression for  $y_d$  we have:

$$y_d = \sqrt{\frac{2\epsilon_{st}}{qN_A}}\phi_s \quad \Rightarrow \quad y_d^T = \sqrt{\frac{2\epsilon_{si}}{qN_A}}(2\phi_F + V_{SB})$$

$$\begin{aligned} V_{GB}^T &= V_{FB} + 2\phi_F + V_{SB} + \gamma\sqrt{2\phi_F + V_{SB}} \\ V_{GS}^T = V_T &= V_{FB} + 2\phi_F + \gamma\sqrt{2\phi_F + V_{SB}} = \\ &= V_{T0} + \gamma\left[\sqrt{2\phi_F + V_{SB}} - \sqrt{2\phi_F}\right] \\ V_{T0} &= V_{FB} + 2\phi_F + \gamma\sqrt{2\phi_F} \end{aligned}$$

- $V_{T0}$  depends on gate material workfunction, oxide capacitance, depletion charge.
- $\gamma$  (body effect coefficient) depends on oxide capacitance and substrate doping.

# Charge vs. surf. potential



# Drain Current

- The drift-diffusion electron current density is:


$$J_n = -q\mu_n n \frac{d\phi}{dx} + qD_n \frac{dn}{dx}$$

- Integrating in  $y$  and  $z$  with constant mobility, assuming a surface sheet of charge and remembering that  $D_n = \mu_n V_{th}$ :

$$\begin{aligned} I &= -qW \int_0^\infty n \mu_n \frac{d\phi}{dx} dy + qW V_{th} \int_0^\infty \mu_n \frac{dn}{dx} dy \\ &= W \mu_n \frac{d\phi_s}{dx} Q_n(x) - W V_{th} \mu_n \frac{dQ_n(x)}{dx} \end{aligned}$$

- Integrating along  $x$ :

$$\begin{aligned} I &= \frac{W}{L} \mu_n \left[ \int_{\phi_s(0)}^{\phi_s(L)} Q_n(\phi_s) d\phi_s - V_{th} (Q_n(\phi_s(L)) - Q_n(\phi_s(0))) \right] \\ &= -I_D \end{aligned}$$





## Drain current: simplified model

- Neglect the diffusive component of the drain current.
- Gradual Channel Approximation:  $Q_n(x) = Q_n(\phi_s(x))$  taken from one-dimensional theory.

$$V_{GB} = V_{FB} + \phi_s + V_{ox}$$

$$Q_n(\phi_s) = -C_{ox} \left( V_{GB} - V_{FB} - \phi_s + \frac{Q_B(\phi_s)}{C_{ox}} \right)$$

- Assuming inversion conditions everywhere from source to drain (i.e.  $V_{GS} > V_T$  and  $V_{GD} > V_T$ )  $\phi_s$  changes from  $2\phi_F + V_{SB}$  to  $2\phi_F + V_{DB}$
- Let us define  $\psi(x) = \phi_s - 2\phi_F - V_{SB}$
- $\psi(x) = 0$  at the source,  $\psi(x) = V_{DS}$  at the drain.
- Assume  $Q_B = -\gamma C_{ox} \sqrt{\phi_s}$  constant along the channel and equal to the value assumed at source:  $Q_B(\phi_s) = Q_B(2\phi_F + V_{SB})$ . Then:

$$Q_n(x) = -C_{ox}(V_{GS} - V_T - \psi(x))$$

$$I \simeq \frac{W}{L} \mu_n \int_{\phi_s(0)}^{\phi_s(L)} Q_n(\phi_s) d\phi_s$$


$$I = -\frac{W}{L} \mu_n C_{ox} \int_0^{V_{DS}} [V_{GS} - V_T - \psi] d\psi =$$

$$= -\frac{W}{L} \mu_n C_{ox} \left[ (V_{GS} - V_T) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$



# MOSFET: beyond the basics

- Subthreshold characteristics
- Velocity saturation
- Short channel effects

# Transfer I-V characteristics



# Subthreshold region



# Subthreshold current

$$-Q_s = \varepsilon_{si} \mathcal{E}_s = \sqrt{2\varepsilon_{si} k T N_a} \left[ \frac{q\psi_s}{kT} + \frac{n_i^2}{N_a^2} e^{q(\psi_s - V)/kT} \right]^{1/2}$$

Power series expansion: 1st term  $Q_{s0}$ , 2nd term  $Q_{s1}$

$$-Q_s = \sqrt{\frac{\varepsilon_{si} q N_a}{2\psi_s}} \left( \frac{kT}{q} \right) \left( \frac{n_i}{N_a} \right)^2 e^{q(\psi_s - V)/kT}$$


$$\Rightarrow I_{ds} = \mu_{eff} \frac{W}{L} \sqrt{\frac{\varepsilon_{si} q N_a}{2\psi_s}} \left( \frac{kT}{q} \right)^2 \left( \frac{n_i}{N_a} \right)^2 e^{q\psi_s/kT} (1 - e^{-qV_{ds}/kT})$$

$$\text{or, } I_{ds} = \mu_{eff} C_{ox} \frac{W}{L} (m-1) \left( \frac{kT}{q} \right)^2 e^{q(V_g - V_t)/mkT} (1 - e^{-qV_{ds}/kT})$$


Inverse subthreshold slope:

$$S = \left( \frac{d(\log I_{ds})}{dV_g} \right)^{-1} = 2.3 \frac{mkT}{q} = 2.3 \frac{kT}{q} \left( 1 + \frac{C_{dm}}{C_{ox}} \right)$$

# Short Channel Effects (I)




Threshold voltage becomes sensitive to channel length and drain bias.





# Short Channel Effects (II)



- Long Channel:


$$Q_B = -qN_{Ayd} \ ; \ V_T = V_{FB} + 2\phi_F - \frac{Q_B}{C_{ox}}$$

- Short Channel:


$$Q'_B = -qN_A W y_d \frac{L + L_1}{2}$$

$$V_T = V_{FB} + 2\phi_F - \frac{Q'_B}{C_{ox}WL}$$


# Short channel $V_T$ roll-off



# 2D simulation of potential





Long channel



Short channel

# Drain-induced barrier lowering




# OUTLINE OF CLASS 2

- MOSFET : basic theory.
- Threshold voltage
- MOSFET current-voltage characteristics.
- Short Channel Effects
- **MOSFET scaling and scaling strategies**
- **Scaled MOSFETS**
- **Limits of Scaling**

# MOSFET SCALING

Device scaling: simplified design rules for shrinking device dimensions to density and performance gains and power reduction

Principle of constant field scaling (Dennard, 1978)





# Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 $\mu\text{m}$	100 nm
$10^{-1}\text{m}$	$10^{-2}\text{m}$	$10^{-3}\text{m}$	$10^{-5}\text{m}$	$10^{-7}\text{m}$

In 100 years, the feature size has been reduced by one million times

# **Scaling**

## **1. Reduce Capacitance**

Reduce switching time of MOSFETs

**Reduce power consumption**

## **2. Increase number of Transistors**

Increase functionality

Parallel processing

**Increase circuit operation speed**

VLSI textbook (Mead and Conway)


**Finally, there appears to be a fundamental limit of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide and fluctuations in the positions of impurities in the depletion layers begin to make the devices of smaller dimension unworkable.**

# Predictions of Scaling limits since IC started

Period	Expected limit	Cause
Late 1970's	1 $\mu$ m:	SCE
Early 1980's	0.5 $\mu$ m:	S/D resistance
Early 1980's	0.25 $\mu$ m:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1 $\mu$ m:	Several
Today	50nm:	Several
Today	<10nm:	Fundamental?

Fundamental: electron wave length (10nm), tunneling distance(3nm), atom distance (0.3nm)

# Transistor Scaling Continues



# Constant field scaling (I)

The principle of constant field scaling lies in scaling the device voltages and the device dimensions (horizontal and vertical) by the same factor,  $k > 1$ , such that the electric field distribution within the device remains unchanged.

Issues: short-channel effects, power density, reliability



# Constant field scaling (II)

	MOSFET Device and Circuit Parameters	Multiplicative Factor ( $\kappa > 1$ )
Scaling assumptions	Device dimensions ( $t_{ox}, L, W, x_j$ ) Doping concentration ( $N_a, N_d$ ) Voltage ( $V$ )	$1/\kappa$ $\kappa$ $1/\kappa$
Derived scaling behavior of device parameters	Electric field ( $E$ ) Carrier velocity ( $v$ ) Depletion layer width ( $W_d$ ) Capacitance ( $C = \epsilon A/t$ ) Inversion layer charge density ( $Q_i$ ) Current, drift ( $I$ ) Channel resistance ( $R_{ch}$ )	1 1 $1/\kappa$ $1/\kappa$ 1 $1/\kappa$ 1
Derived scaling behavior of circuit parameters	Circuit delay time ( $\tau \sim CV/I$ ) Power dissipation per circuit ( $P \sim VI$ ) Power-delay product per circuit ( $P \times \tau$ ) Circuit density ( $\propto 1/A$ ) Power density ( $P/A$ )	$1/\kappa$ $1/\kappa^2$ $1/\kappa^3$ $\kappa^2$ 1

# Generalized scaling

- It allows the electric field to scale up
- by a factor  $\alpha$ , while device dimensions scale down by  $\kappa$
- Voltages scale by  $\alpha/\kappa$
- More flexible than constant-field scaling, but has power and reliability concerns

# Constant voltage scaling

- Special case of generalized scaling with  $\alpha = k$
- Threshold voltage remains unchanged
- Physically incorrect since electric field increases (reliability) and power density increases

# Practical scaling

- CMOS technology has gone through a mixture of constant voltage and constant field scaling steps, partially due to system level needs. As a result, field and power density has gone up, but performance gain has been maintained and power per circuit has come down.
- Reliability requirements continue to be met

# CMOS Technology generations

Feature Size	Power Supply	Gate Oxide	Oxide Field
2 $\mu\text{m}$	5 V	350 Å	1.4 MV/cm
1.2 $\mu\text{m}$	5 V	250 Å	2.0 MV/cm
0.8 $\mu\text{m}$	5 V	180 Å	2.8 MV/cm
0.5 $\mu\text{m}$	3.3 V	120 Å	2.8 MV/cm
0.35 $\mu\text{m}$	3.3 V	100 Å	3.3 MV/cm
0.25 $\mu\text{m}$	2.5 V	70 Å	3.6 MV/cm




# Non-scaling factors

Primary nonscaling factors:

- Built-in potential  $\psi_{bi}$  (**Si bandgap**)
- Subthreshold current (**thermal energy  $kT/q$** )

Secondary nonscaling factors (due to higher  $\mathcal{E}$ ):

- ❑ Velocity saturation
- ❑ Decreased mobility at higher fields
- ❑ Oxide reliability ( $t_{ox}$  scales less,  $W_{dm}$  more)





# Scaling of Depletion Width

Maximum drain depletion width:  $W_D = \sqrt{\frac{2\epsilon_{si}(\psi_{bi} + V_{dd})}{qN_a}}$

For  $N_a \rightarrow \kappa N_a$  and  $V_{dd} \rightarrow V_{dd}/\kappa$ ,  
 $W_D \rightarrow W_D/\kappa$  if  $V_{dd} \gg \psi_{bi}$ .

However, the source depletion width,  $W_S = \sqrt{\frac{2\epsilon_{si}\psi_{bi}}{qN_a}}$

is indep. of  $V_{dd}$  and only scales as  $W_S \rightarrow W_S/\sqrt{\kappa}$ .

Furthermore, the maximum gate depletion width,

$$W_{dm}^0 = \sqrt{\frac{4\epsilon_{si}kT \ln(N_a / n_i)}{q^2 N_a}}$$

scales even less than  $1/\sqrt{\kappa}$ .

# Other non-scaling factors

- Source and drain resistances
  - Doping level limited by solid solubility
  - Junction abruptness limited by annealing
- Polysilicon gate depletion
- Inversion layer thickness
- Process tolerances:
  - Gate length
  - Dopant number fluctuation

# OUTLINE OF THE COURSE

## CLASS 3: from nano to Tera

- MOSFET Scaling:
  - Recent Scaling Scenario
  - Multigate MOSFET architectures

# Recent Scenario


- CMOS scaling below the 32 - 28 TN is constrained by several parasitic effects, among which are:
  - Lateral SCE
  - Gate leakage due to tunneling
  - Low mobility induced by high doping
- Multi-Gate MOSFETs and high-k dielectrics help to limit SCE allowing for a thicker gate oxide compared to conventional bulk MOSFETs.

# Device Scaling

- Channel Width  $\propto$  Channel Length
  - To ensure that optimal W/L ratios are available
- Drain-to-Source Voltage  $\propto$  Channel Length
  - To maintain a constant electric field from source to drain
- Gate-Oxide Thickness  $\propto$  Channel Length
  - To maintain control of the energy barrier in the channel through increasing the capacitive coupling from the gate
- Channel Doping Density  $\propto 1/(\text{Channel Length})$ 
  - Maintain a reasonable number of dopants in the decreasing channel area

$$V_T \approx V_{fb} + 2\phi_B + \frac{\sqrt{2\epsilon_{si} qNa(2\phi_B + V_{bs})}}{C_{OX}}$$

- $V_{fb}$  = Flat-band voltage
- ∇  $\phi_B$  = Difference between Fermi level and intrinsic level within the channel
- ∇  $\epsilon_{si}$  = Silicon permittivity
- $q$  = Electron charge
- $Na$  = Acceptor density
- $V_{BS}$  = Substrate reverse-bias voltage
- $C_{OX}$  = Oxide capacitance per unit area



(Y. Taur – IBM J. RES. & DEV. VOL. 46 NO. 2/3. March/May 2002)




# Scaling Issues

- Short-Channel Effects
  - Drain Induced Barrier Lowering (DIBL)

## Possible Solution

New channel doping profiles

# “Superhalo” doping profile




(Y. Taur IBM J. RES. & DEV. VOL. 46 NO. 2/3 – March/May 2002)

# Scaling Issues

- Mobility Degradation
  - Increased Surface Scattering

Possible Solution  
“Strained Silicon”

# “Strained Silicon”



(L. Geppert – Oct 2002)

# Scaling Issues


- Doping Density Fluctuations
  - Decreasing channel dimensions make matching channel doping from one device to the next nearly impossible.

## Possible Solution

### Un-doped Channels

(Not a reasonable solution for the conventional MOSFET)



Multigate ultra-thin body architectures allow to keep SCE under control even with almost undoped channels







# Improving Electrostatics

- Shallow S/D junctions
- Well engineering
  - halo implants
- Improving electrical Tox
  - thinning
  - Hi-K
  - Metal gates




Off-State Potential Contours




# Improving Electrostatics...


- Gate/channel architecture
  - Thin body SOI, multigate devices, nanowires



TB SOI




double gate




finfet





trigate



pi-gate




omega gate



# Double-gate FET (DGFET) can reduce Short Channel Effects (SCEs)


- Reduce Drain-Induced-Barrier-Lowering
- Improve Subthreshold Swing S
- allows for thicker gate oxide compared to conventional bulk MOSFET



•Medici-predicted DIBL and subthreshold swing versus effective channel length for DG and bulk-silicon nFETs




# First FinFET - DELTA (DEpleted Lean-channel TrAnsistor)



13

D.Hisamoto, T.Kaga, Y.Kawamoto, and E.Takeda, *IEEE Electron Dev. Lett.*, vol.11, no.1, p36-38, Jan 1990

# The FinFET



(E. Anderson, et. al. – Dec 2000)

# Design - Geometry

- $H_{fin} \gg T_{fin}$
- Top gate oxide thickness  $\gg$  sidewall oxide thickness





Fig. 1. Schematic of a FinFET structure.

- Effective channel width  $W = (T_{fin}) + 2 \times H_{fin}$

• Gen Pei, et al., *IEEE Trans on Electron Dev.*, vol.49, no.8, p1411-1419, 2002





# Design - Dependence of sub-threshold I-V characteristic on $T_{fin}$





- Very good sub-threshold characteristics for thin silicon layer
- Increasing the thickness of the silicon layer leads to largely degraded short-channel effects

# Design - SCEs with $L_{\text{eff}}/T_{\text{fin}}$



•  $L_{\text{eff}}/T_{\text{fin}} > 1.5$  is desirable

# Independent-Gates FinFET



- The adoption of two separated gate electrodes provides additional control on devices' characteristics (e.g. leakage control)

• M. Fried et al., IEEE TED, Vol. 24, No. 9, 2003

September 8, 2016

Enrico Sangiorgi

# FinFETs - taking advantage of different crystal orientations

- FinFETs can be easily fabricated outside of the traditional (100) plane, allowing to change the crystal orientation to optimize CMOS circuit performance.
- Alternative surface orientations such as (110) and (111) enhance hole mobility while degrading electron mobility, thus allowing for adjustment of the ratio between n- and pMOS transistor drive currents.
- By optimizing the surface orientation, up to a 15% improvement in gate delay can be expected. This value depends upon the type of logic gate, the off-state leakage specification, and technology scaling trends.

# Effect of crystal orientation on low-field mobility




Fig. 1. Electron and hole mobility for (100), (110), and (111) surface orientations. With the use of alternative surface orientations, hole mobility is enhanced while electron mobility is degraded. The direction of current flow is assumed to be perpendicular to the wafer notch. The calibrated mobility models show good agreement with measured data.



# Effect of crystal orientation on circuit speed – flexibility offered by FinFETs




Fig. 3. Gate delay can be improved by moving away from a standard (100) surface orientation due to an enhancement in hole mobility. If a single orientation is used for both nMOS and pMOS devices, degradation in electron mobility reduces the improvement in performance, especially for a NAND gate, which has stacked nMOS devices. However, if different orientations are allowed for the two device types, a significant increase in performance can be expected, especially for a NOR gate, which has stacked pMOS devices.




Fig. 10. Because the FinFET device structure is vertical in nature, rotation in the plane of a standard (100) wafer allows for simple modification of the surface orientation. When the device is oriented parallel or perpendicular to the wafer flat, the device lies in the (110) plane. At a 45° angle, the device is in the (100) plane. With an intermediate rotation, the electron and hole mobilities are at intermediate values, which can approximate the (111) plane.

•L. Chang et al. IEEE Trans. Elec. Dev. Vol. 51, No. 10, 2004



# Performance - IV Characteristics




Fig. 13.  $I_d - V_d$  plot for short channel,  $L_{\text{eff}} = 30$  nm,  $T_{\text{si}} = 20$  nm,  $\langle 100 \rangle$  directed FilFET devices without RSD, with RSD, and with RSD and silicide. NFET  $V_g$  varies from  $-0.5$  V to  $1.0$  V in steps of  $0.25$  V.

- Optimization of S/D and extensions leads to ON-currents comparable
  - to those of bulk MOSFETs with low short-channel effects.
- The performance of the p-FinFET is very good because the hole mobility
  - in the  $\langle 110 \rangle$  channel is enhanced
- J. Kedzierski et al. IEEE Trans. Elec. Dev, Vol. 50, No. 4, 2003

# Performance - Speed




Fig.18 Gate intrinsic delay (CV/I) of FinFET compared with published planar CMOS transistors.

- Gate Delay is 0.34 ps for n-FET and 0.43 ps for p-FET respectively at 10 nm  $L_g$

# Performance - Short Channel Effects





Fig.8 Short-channel effects of CMOS FinFET.




•Medici-predicted DIBL and subthreshold swing versus effective channel length for DG and bulk-silicon nFETs

# Summary

- "Easy in concept----Tough to build"
- Double-gate FET can reduce Short Channel Effects and FinFET is the leading DGFET
- Optimization design includes geometry, S-D fin-extension doping, dielectric thickness scaling, threshold voltage control....
- Fabrication of FinFET is compatible with CMOS process

# 22 nm Tri-Gate Transistor




3-D Tri-Gate transistors form conducting channels on three sides of a vertical fin structure, providing “fully depleted” operation

*Transistors have now entered the third dimension!*





# 22 nm Tri-Gate Transistor




September 8, 2016

Enrico Sangiorgi






## 32 nm Planar Transistors




## 22 nm Tri-Gate Transistors



# 22 nm Tri-Gate Circuits

- 364 Mbit array size
- >2.9 billion transistors
- 3<sup>rd</sup> generation high-k + metal gate transistors
- Same transistor and interconnect features as on 22 nm CPUs



22 nm SRAM, Sept. '09

22 nm SRAMs using Tri-Gate transistors were first demonstrated in Sept. '09

Intel is now demonstrating the world's first 22 nm microprocessor (Ivy Bridge)  
and it uses revolutionary Tri-Gate transistors



# ADDITIONAL MATERIAL

# Photovoltaics: nano devices for Terawatts

# Solar Energy and Photo-voltaic conversion



- The solar power reaching the earth's atmosphere amounts to  $170 \cdot 10^{15}$  Watt (170 PW).
- The equivalent of annual energy consumption is delivered in less than one hour.
- Solar energy is distributed and intermittent.
- Photovoltaic conversion exploits the photo-generation of mobile charge carriers occurring in semiconductors.

# Development of PV technology

- The photovoltaic (PV) effect was discovered in 1839 by Edmond Becquerel
- After the introduction of silicon as the prime semiconductor material in the late 1950s, silicon PV diodes became available; main applications: TLC equipments in remote locations and satellites
- The oil crisis of 1973 led to public investments for technology development
- Since the beginning of the 1990s, ecological considerations acted as a main driving force in promoting PV solar energy



# Solar Energy and Photo-voltaic conversion



$$\Sigma \bullet = 18 \text{ TWe}$$


Sunlight hitting the dark discs could power the whole world: If installed in areas marked by the six discs in the map, solar cells with a conversion efficiency of only 8 % would produce, on average, 18 TW electrical power. That is more than the total power currently available from all our primary energy sources, including coal, oil, gas, nuclear, and hydro. The colors show a three-year average of solar irradiance, including nights and cloud coverage

[Matthias Loster [http://www.ez2c.de/ml/solar\\_land\\_area/index.html](http://www.ez2c.de/ml/solar_land_area/index.html).]

# Interaction of light with semiconductors

- When light strikes the surface of a semiconductor it is partially transmitted and partially reflected;
- The transmitted light is absorbed by the semiconductor;
- The energy associated to absorbed light promotes the transition of electrons from occupied states (e.g. valence band) to the higher-energy unoccupied states (conduction band).



# Solar spectrum



September 8, 2016

Enrico Sangiorgi



# Absorption of light in semiconductors



M.A. Green, "Solar Cells", Univ. South Wales.

Absorption of light in a direct-bandgap semiconductor (right) and absorption coefficient as a function of photon energy in GaAs.

# Absorption of light in semiconductors



$$\lambda = \frac{c}{f} = \frac{hc}{E}$$

M.A. Green, "Solar Cells", Univ. South Wales.


Absorption of light in an indirect-bandgap semiconductor (right) and absorption coefficient as a function of photon wave-length in Silicon.

# Solar cells


- Basic requirements for solar-cell operation:
  - optical generation of electron-hole pairs under sun illumination: the band-gap must correspond to wavelength included in the spectrum of solar light.
  - Built-in electric field for separation of carriers.
  - low recombination rate – low defect density.



# Semiconductor solar cell



# The PN junction as a solar cell



# The PN junction as a solar cell

- Under the simplifying assumption of uniform optical generation rate  $G_{\text{OPT}}$

- Neutral region in region N:

$$\frac{d^2 \Delta p}{dx^2} = \frac{\Delta p}{L_h^2} - \frac{G}{D_h}$$

- performing the same derivation as in the “dark” case

$$J_h(x) = \frac{qD_h p_{n0}}{L_h} (e^{qV/kT} - 1)e^{-x/L_h} - qGL_h e^{-x/L_h}$$

- Optical generation in the depletion region:

$$|\delta J_e| = |\delta J_h| = qGW$$


- repeating for electrons at the P side and combining results:

$$I = I_0 (e^{qV/kT} - 1) - I_L$$

$$I_L = qAG(L_e + W + L_h)$$

- the photo-generated current is contributed by the depletion region plus two adjacent regions within a diffusion length on each side


# PN junction solar cell



$$FF = \frac{V_{mp} I_{mp}}{V_{oc} I_{sc}}$$

$$\eta = \frac{V_{mp} I_{mp}}{P_{in}} = \frac{V_{oc} I_{sc} FF}{P_{in}}$$


# Solar cells: figures of merit



$$\eta = \frac{P_{max}}{P_I} = FF \cdot \frac{V_{OC} \cdot I_{sc}}{P_I}$$

$$FF = \frac{V_{mp} \cdot I_{mp}}{V_{OC} \cdot I_{sc}}$$

# Fundamental energy losses limiting efficiency





M.A. Green, "Solar Cells", Univ. South Wales.

- For high-energy photons, the energy in excess of the bandgap is lost through phonon emission (heating).
- Although the carriers are separated in energy by a bandgap,  $V_{oc}$  is limited to a fraction of  $E_g/q$ .




# Extrinsic energy losses

- The surface of the cell is partially reflective; anti-reflective coating reduces reflection
- Electrical contacts on the exposed surface blocks 5%-10% of the incoming light
- If the cell is too thin, part of the light may not be absorbed




M A Green "Solar Cells" Univ. South Wales




# Theoretical limits for energy conversion: the ideal semiconductor photovoltaic cell

- Semiconductor solar cell with bandgap  $E_G$
- Photogeneration by photon absorption for  $E > E_G$
- Electrical energy provided to the load by an electron/hole pair separated in energy by  $E_G$




# Theoretical limits for energy conversion: the ideal semiconductor photovoltaic cell



Bandgap dependent losses: the case for Silicon

# Maximum Efficiency for AM1.5G spectrum, 1 sun



42

# Multi-junction solar cells

The efficiencies of ideal single energy gap solar cells are limited to 31 % for  $C = 1$  sun and 37% for  $C = 1000$  suns.

The low efficiency stems primarily from the inability of a single semiconductor energy gap to match the broad solar spectrum.

This situation can be improved by using several photovoltaic junctions in tandem as for example three photovoltaic cells of progressively smaller energy gaps connected in series by means of tunnel junctions.

Incident sunlight first encounters the highest energy gap semiconductor. The below-band-gap light is then transmitted into the second semiconductor. Finally, light with  $E$  less than the second energy gap is transmitted into the third semiconductor.

According to C.H. Henry, 36 junctions can reach 72 % for  $C=1000$

C.H. Henry, J. Appl.  
Phys. 51, 1104 (1980).

45




# Multijunction solar cells

In order to optimize conversion efficiency of a photovoltaic cell, the solar cell should absorb as much of the spectrum as possible, and so bandgaps should cover a wide range.

Bandgaps of adjacent layers should differ by as small amount as possible, because the amount of excess energy from light converted to heat is equal to the difference between the photon energy and the bandgap of the absorbing material

Triple-junction solar cells currently in production are made of GaInP (1.9 eV), GaAs (1.4 eV), and Ge (0.7 eV)

# Multijunction solar cells



The AM1.5 solar spectrum and the parts of the spectrum that can, in theory, be used by: (a) Si solar cells; (b) Ga<sub>0.35</sub>In<sub>0.65</sub>P / Ga<sub>0.83</sub>In<sub>0.17</sub>As / Ge solar cells